New GaN MMIC design workflow reduces fabrication risk for 5G, satellite and defense applications
Keysight Technologies, Inc. (NYSE: KEYS) and WIN Semiconductors Corp. today announced a joint MMIC design workflow that enables GaN MMIC design houses to achieve first pass tapeout success. The workflow connects on-chip multi-domain simulation, 3D layout with verifications, and off-chip MMIC evaluation board design into a single environment. It supports the growing number of companies developing GaN MMICs for 5G base stations, Wi-Fi access points, satellite payloads, and defense radar systems.
A failed tapeoutcan mean weeks lost to another foundry respin.The new workflow automates the full set of simulation, optimization, and verification steps required to sign off on an MMIC design, ensuring no analysis is skipped before the design is submitted to the foundry for fabrication.
MMIC customerswill not commit to purchase until they can measure performance on a physical evaluation board comprising the MMIC, packaging, PCB, and test connectors. The workflow lets engineers design and optimize these on-chip and off-chip components together, so that performance meets specificationsas verified with test equipment. With the global GaN RF device market projected to reach $2.77 billion by 2031, MMIC design houses that cannot prove performance on the evaluation board risk losing their share of that growth.
WIN Semiconductors’ latest NP 120P GaN Process Design Kit gives MMIC designers access to process models and layout rules.These models within Keysight Advanced Design System (ADS) and RF Circuit Simulation Professional automate the workflowto achieve first pass MMIC tapeout.
Richard Kuo, Director of Design Service, WIN Semiconductors, said: “We are delighted to collaborate with Keysight to deliver a customized LVS solution within the WIN ADS PDK.
By combining Keysight’s ADS expertise with WIN’s robust PDK and advanced process technology, we provided a comprehensive verification solution that streamlined the customer’s design flow and accelerated the time-to-market for advanced RF products with greater confidence and reliability.”
Nilesh Kamdar, General Manager, EDA, Design Engineering Software, Keysight, said:“WIN’s complete PDK, combined with Keysight’s simulation and verification tools, gives designers a single path from chip design through evaluation board. Design houses can now prove full system performance before fabrication, giving their customers the confidence to commit.”
